SDAccel_Examples

SDAccel Examples

created at Aug. 5, 2016, 5:34 p.m.

C++

76

270

168

GitHub
linux-xlnx

The official Linux kernel from Xilinx

created at March 19, 2013, 10:15 p.m.

C

234

1,246

1,490

GitHub
Vitis_Libraries

Vitis Libraries

created at Sept. 23, 2019, 7:13 p.m.

C++

23

86

21

GitHub
Vitis-AI

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

created at Oct. 16, 2019, 9:41 p.m.

C++

71

1,049

556

GitHub
XRT

Xilinx Run Time for FPGA

created at May 30, 2018, 10:04 p.m.

C

41

476

421

GitHub
u-boot-xlnx

The official Xilinx u-boot repository

created at March 20, 2013, 5:06 p.m.

C

122

365

611

GitHub
dma_ip_drivers

Xilinx QDMA IP Drivers

created at Aug. 27, 2018, 7:30 p.m.

C

37

167

146

GitHub
HLS

Vitis HLS LLVM source code and examples

created at Nov. 19, 2020, 12:54 a.m.

C++

15

197

23

GitHub
Vitis-Tutorials

Vitis In-Depth Tutorials

created at Sept. 30, 2019, 5:08 p.m.

C

42

1,008

526

GitHub